

**Amendments to the Claims:**

This listing of claims will replace all prior versions, and listings, of claims in the application:

**1. Listing of Claims:**

Claims 1-5, 7-9, 15, 16, 23, 29-33 and 35 are amended

Claims 6, 22 and 36-42 are cancelled without prejudice.

New claims 43-46 are added.

Claims 1-5, 7-21, 23-35 and 43-46 are pending in the application.

1. (Currently amended) A packet processor comprising:  
 a control unit having a data input bus;  
 at least one encryption ~~processing unit~~processor;  
 a first authentication ~~processing unit~~processor;  
 a second authentication ~~processing unit~~processor;  
 a local data bus, independent of the data input bus to the control unit, coupling the control unit to each of the encryption and authentication ~~processing units~~processors; and  
 a second data bus from the encryption ~~processing unit~~processor to each authentication ~~processing unit~~processor, including a data bus from the first authentication ~~processing unit~~processor to the second authentication ~~processing unit~~processor

wherein the control unit is configured to control the at least one encryption processor and the first and second authentication processors such that a first set of data and a second set of data sent from the at least one encryption processor to the first authentication processor and the second authentication processor, respectively, are processed by the first authentication processor and the second authentication processor while the at least one encryption processor processes a third set of data.

2. (Currently amended) A packet processor as recited in claim 1, wherein said data input bus of the control unit is coupled to a processor bus, and wherein each of said encryption and authentication ~~processing units~~processors comprises a data input bus coupled to the processor bus.

3. (Currently amended) A packet processor as recited in claim 1, wherein said data input bus of the control unit is coupled to a processor bus and each of said encryption and authentication ~~processing units~~processors comprises a data input bus to the processor bus and means for reading and writing data on the processor bus.

4. (Currently amended) A packet processor as recited in claim 1, wherein said second data bus comprises a daisy-chain connection between the encryption and authentication ~~processing units~~processors.

5. (Currently amended) A method of processing data packets comprising:

- coupling a control unit to a first data bus;
- receiving first and second data packets in the control unit from the first data bus;
- providing a plurality of ~~processing units~~processors in data communication with the control unit over a second data bus, independent of the first data bus, said ~~processing units~~processors including at least one encryption ~~processing unit~~processor and at least one authentication ~~processing unit~~processor;
- providing data of the first data packet from the control unit to said at least one encryption ~~processing unit~~processor, over the second data bus;
- processing said data from the first data packet with said at least one encryption ~~processing unit~~processor to provide output data for the first data packet from said at least one encryption ~~processing unit~~processor;
- communicating said output data for the first data packet from said at least one encryption ~~processing unit~~processor to said at least one authentication ~~processing unit~~processor for further processing; and
- providing data from the second data packet to said at least one encryption ~~processing unit~~processor and processing the data from the second data packet in the at least one encryption ~~processing unit~~processor while said at least one authentication ~~processing unit~~processor further processes the output data for the first data packet.

6. (Cancelled)

7. (Currently amended) A method as recited in claim 5, wherein said at least one authentication ~~processing unit~~processor comprises a first and second authentication ~~processing units~~processors.

8. (Currently amended) A method as recited in claim 5, wherein said step of communicating the output data ~~from one of the processing units to another of the processing units~~ comprises communicating said output data over a daisy-chain connection between said ~~processing units~~processors.

9. (Currently amended) A method of processing data in a computer, the method comprising the steps of:

performing encryption on a first data packet within an encryption ~~processing~~  
unitprocessor; and

after completion of the encryption of the first data packet,

performing authentication of the first data packet within at least one  
authentication ~~processing~~ unitprocessor connected to the encryption ~~processing~~ unitprocessor by  
a data bus, and

performing encryption of a second data packet within the encryption ~~processing~~  
unitprocessor prior to completion of authentication of the first data packet.

10. (Original) The method of claim 9, wherein the authentication is a first  
authentication, further comprising the step of performing a second authentication on the first data  
packet of data.

11. (Original) The method of claim 10, wherein the first authentication is performed  
on the encrypted first data packet.

12. (Original) The method of claim 10, wherein the first authentication appends data  
to the encrypted first data packet.

13. (Original) The method of claim 12, wherein the second authentication is  
performed on the encrypted first data packet and the appended data.

14. (Original) The method of claim 10, further comprising the step of performing the  
encryption of the second data packet after beginning the second authentication of the first data  
packet.

15. (Currently amended) A method of processing data ~~in a computer~~, the method  
comprising the steps of:

encrypting a first data packet with an encryption processing module;

authenticating the encrypted first data packet with a first authentication processing module;

encrypting a second data packet with the encryption processing module while authenticating the first data packet with the first authentication processing module connected to the encryption processing module by a data bus; and

authenticating the second data packet with the first authentication processing module.

16. (Currently amended) ~~An apparatus~~ A system for processing data, comprising: a computer having a data storage device connected thereto, wherein the data storage device stores a data;

one or more computer programs, performed by the computer, for performing encryption on a first data packet within an encryption ~~processing unit~~processor, and, after completion of the encryption of the first data packet, performing authentication of the first data packet in at least one authentication ~~processing unit~~processor connected to the encryption ~~processing unit~~processor by a data bus, and performing encryption of a second data packet within the encryption ~~processing unit~~processor prior to completion of authentication of the first data packet.

17. (Original) The apparatus of claim 16, wherein the authentication is a first authentication, further comprising means for performing a second authentication on the first data packet of data.

18. (Original) The apparatus of claim 17, wherein the first authentication is performed on the encrypted first data packet.

19. (Original) The apparatus of claim 17, wherein the first authentication appends data to the encrypted first data packet.

20. (Original) The apparatus of claim 19, wherein the second authentication is performed on the encrypted first data packet and the appended data.

21. (Original) The apparatus of claim 17, further comprising the means for performing the encryption of the second data packet after beginning the second authentication of the first data packet.

22. (Cancelled)

23. (Currently amended) An article of manufacture comprising a computer program carrier readable by a computer and embodying one or more instructions executable by the computer to perform method steps for processing data, the method comprising the steps of:

performing encryption on a first data packet with an encryption ~~processing unit~~processor;  
and

after completion of the encryption of the first data packet,

performing authentication of the first data packet in at least one authentication ~~processing unit~~processor connected to the encryption ~~processing unit~~processor by a data bus, and

performing encryption of a second data packet within the encryption ~~processing unit~~processor prior to completion of authentication of the first data packet.

24. (Original) The article of manufacture of claim 23, wherein the authentication is a first authentication, further comprising the step of performing a second authentication on the first data packet of data.

25. (Original) The article of manufacture of claim 24, wherein the first authentication is performed on the encrypted first data packet.

26. (Original) The article of manufacture of claim 24, wherein the first authentication appends data to the encrypted first data packet.

27. (Original) The article of manufacture of claim 26, wherein the second authentication is performed on the encrypted first data packet and the appended data.

28. (Original) The article of manufacture of claim 24, further comprising the step of performing the encryption of the second data packet after beginning the second authentication of the first data packet.

29. (Currently amended) An article of manufacture comprising a computer program carrier readable by a computer and embodying one or more instructions executable by the computer to perform method steps for processing data, the method comprising the steps of:

encrypting a first data packet with an encryption ~~processing module~~processor;  
 authenticating the encrypted first data packet with a first authentication ~~processing module~~processor connected to the encryption ~~processing unit~~processor by a data bus;  
 encrypting a second data packet with the encryption ~~processing module~~processor while authenticating the first data packet with the first authentication ~~processing module~~processor; and  
 authenticating the second data packet with the first authentication ~~processing module~~processor.

30. (Currently amended) A method of processing data packets comprising:  
 coupling a control unit to a first data bus;  
 receiving a first data packet in the control unit from the first data bus;  
 providing a plurality of ~~processing units~~processors in data communication with the control unit over a second data bus, independent of the first data bus, said ~~processing units~~processors including at least one encryption ~~processing unit~~processor and at least one authentication ~~processing unit~~processor;  
 providing data of the first data packet from the control unit to multiple ~~processing units~~processors, over the second data bus;  
 processing said data from the first data packet with said multiple ~~processing units~~processors in parallel.

31. (Currently amended) A method as recited in claim 30, wherein said plurality of ~~processing units~~processors comprises at least one encryption ~~processing unit~~processor and a plurality of authentication ~~processing units~~processors.

32. (Currently amended) A method as recited in claim 5, wherein said at least one authentication ~~processing-unit~~processor performs an integrity check of said output data.

33. (Currently amended) A method as recited in claim 32, wherein said at least one authentication ~~processing-unit~~processor comprises an HMAC core.

34. (Previously added) A method as recited in claim 32, wherein said integrity check is performed using HMAC- key hashing.

35. (Currently amended) A method of processing data packets comprising:

coupling a control unit to a first data bus;

receiving first and second data packets in the control unit from the first data bus;

providing a plurality of ~~processing-units~~processors in data communication with the control unit over a first local data bus, independent of the first data bus, said ~~processing-units~~processors including at least one encryption ~~processing-unit~~processor and at least one authentication ~~processing-unit~~processor, the at least one authentication ~~processing-unit~~processor being coupled to the at least one encryption ~~processing-unit~~processor by a second local data bus separate from the first data bus and the first local data bus;

providing data of the first data packet from the control unit to said at least one encryption ~~processing-unit~~processor, over the first local data bus;

processing said data from the first data packet with said at least one encryption ~~processing-unit~~processor to provide output data for the first data packet from said at least one encryption ~~processing-unit~~processor;

communicating said output data for the first data packet from said at least one encryption ~~processing-unit~~processor to said at least one authentication ~~processing-unit~~processor via the second local data bus for further processing; and

providing data from the second data packet to said at least one encryption ~~processing-unit~~processor for processing by the at least one encryption ~~processing-unit~~processor, while said at least one authentication ~~processing-unit~~processor further processes the output data for the first data packet.



36. – 42. (Cancelled)

43. (New) A packet processor apparatus for connection to a computer through a processor bus, the packet processor system comprising:

a controller having means for connection to the processor bus for communicating data of data packets to or from the processor bus;

a plurality of hardware processor devices, each capable of processing data simultaneous with the processing of data by at least one other of said hardware processor devices;

a local bus connecting the controller to the plurality of processor devices for communication of instructions from the controller to each hardware processor, wherein said instructions include instructions for processing data from a first packet in a first one of the plurality of hardware processor devices and processing output from the first hardware processor device with a second one of the hardware processor devices, while data from a second packet is processed by the first hardware processor device.

44. (New) A packet processor apparatus as recited in claim 43, wherein the plurality of hardware processor devices comprise at least one encryption processor and at least one authentication processor.

45. (New) A packet processor apparatus as recited in claim 43, wherein the first hardware processor device comprises an encryption processor device and wherein the second hardware processor device comprises an authentication processor device.

46. (New) A packet processor apparatus for connection to a computer that operates on data from data packets communicated over a processor bus, wherein cryptographic and authentication functions are performed on the data packets prior to or after operation on the packet data by the computer, the packet processor comprising:

a controller having means for connection to the processor bus for communicating data of data packets to or from the processor bus;

at least one encryption processor devices;

at least one authentication processor device;

a local bus connecting the controller to the encryption processor device and the authentication processor devices for communication of control instructions; and

DI wherein said controller is configured to provide control instructions for processing data from a first packet in the at least one encryption processor devices and processing output from the at least one encryption processor device with the at least one authentication processor device, while data from a second packet is processed by the at least one encryption processor device.

---